


Automated DDR4 & LPDDR4/4X Compliance Testing QPHY-DDR4



Key Features

Complete DDR4 and LPDDR4/4X test coverage as described by JESD79-4D, JESD209-4D and JESD209-4-1A

Support for all standard and custom speed grades

Separate bursts using DQ-DQS phase or command bus

Statistically relevant results achieve measurement confidence

Report generation with pass/fail results and fully annotated worst case measurement screenshot

DDR Debug Toolkit integration for easy and flexible debug

Maximize signal integrity with Interposer de-embedding and Virtual Probing

Accurate Burst Separation

Read and Write bursts can be separated based on DQ-DQS phase or based on the command bus when used in conjunction with the HDA125 High-speed Digital Analyzer. The HDA125 enables bursts to be separated using the commands sent from the controller, allowing for accurate burst separation even in situations with non-ideal signal integrity, such as reflections.

Best-In-Class Debug Toolkit

QPHY-DDR4 uses the DDR Debug Toolkit to perform all compliance testing. Using the "Stop on Test" feature, the user can pause testing after each individual test and clearly see where the worst case measurement occurred. At that point the DDR Debug toolkit can be leveraged for further debug and upon completion, testing can be seamlessly resumed with one click of a button.


Measurement Confidence

Due to the high level of variability in DDR measurements, it is important to make statistically relevant measurements to fully characterize DDR4 and LPDDR4/4X interfaces. By measuring thousands of cycles in one acquisition, the user can be more confident that they are catching the true maximum and minimum points for their measurement.


De-embedding and Virtual Probing

Teledyne LeCroy provides software tools which can be used to maximize signal integrity with DDR probing. The VirtualProbe package can virtually move the probe to the DRAM BGA, where it cannot be physical placed, and it will remove any effects of the probe or interposers through de-embedding. The VP@Rcvr (Virtual Probe at Receiver) math function can be used to model the circuit of the DIMM to reduce reflections.

COMPREHENSIVE DDR4 AND LPDDR4/4X TEST COVERAGE



DQ Input Receiver Compliance Mask — The DDR4 and LPDDR4/4X specifications include a compliance mask for the DQ input signal which replaces the traditional DQ setup and hold time measurements. QPHY-DDR4 automatically centers the mask in the DQ eye to test for any mask hits and reports the required shift from the DQS crossing to test tDQS2DQ. This eye diagram is also used to calculate the VIH_{LAC} peak to peak requirement.




Clock Tests — The DDR4 specification requires clock jitter to be separated into random and deterministic components, which is a first for DDR specifications. QPHY-DDR4 leverages industry leading serial data algorithms to perform the jitter breakdown for tJIT(per). In addition to these tests, QPHY-DDR4 will test average clock period, absolute clock period, average high/low pulse width, absolute high/low pulse width, cycle-cycle jitter, duty cycle jitter, and cumulative error over n period tests.




Timing Tests — tDQS2DQ verifies the skew between DQS and the associated DQ within a read burst. QPHY-DDR4 will perform this measurement on every DQ transition within a read burst. Upon completion each test will display a fully annotated “worst case measurement” screenshot which includes trace labels for the signals under test and relevant voltage levels.



Electrical Tests — SRI diff, the DDR4/LPDDR4/4X definition for input slew rate on DQS, measures the slew rate on every rising and falling edge within a write burst. QPHY-DDR4 will measure every transition within each write burst in the acquisition providing statistically meaningful results in a short period of time. In this case over 3,000 slew rate measurements were performed which ensures that the true maximum and minimum points have been caught without requiring multiple acquisitions.



QualiPHY has many preset compliance configurations but also enables users to create their own configuration and limit sets.



Connection Diagrams prompt the user to make the necessary connections.



DDR4 Test Report

Overall result: **Pass**

DUT: DDR4-2400
 Comment:
 Time of session start: 12/16/2016 16:07:08
 Operator: Bob
 Temperature: 23° C
 Standard in use: DDR4
 Session ID: 33, Continuation #: 1:
 Time of run: 2016/12/16 16:07:09
 Configuration in use: DDR4 R/W - Eye, Timing & Electrical
 Limits in use:
 Oscilloscope Name: SMART-NBW7 Model: WMB2021-B
 Oscilloscope Serial #: SMART-NBW7
 Computer: SMART-NBW7
 Oscilloscope firmware version: 8.3.0.2 (Build 221080)
 QualiPHY core version: 0.8.2.0 (Build 228181)

QualiPHY script version: 0.0.0.892
 Stylesheet version: 1.2.0.7

Summary Table

Pass	#	Test	Measurement	Current Value	Test Criteria
✓	1	Clock Speed Grade	Clock Speed Grade	2400 MT/s	Informational Only
✓	1	Electrical	IOVAC at VIH.d(RAC).min	334.6 ps	x >= 177.7 ps
✓	1	Electrical	IOVAC at VIL.d(RAC).min	291.3 ps	x >= 164.6 ps
✓	1	Eye Diagram Tests	Eye Mask Test, Write Bursts	0 hits	x = 0 hits
✓	1	Eye Diagram Tests	VIH.AC.min	384.3 mV	x >= 160.0 mV
✓	1	Eye Diagram Tests	IDQS2DQ	114.3 mUI	-170.0 mUI <= x <= 170.0 mUI
✓	1	Electrical	SRdiff_min	4.21 GV/s	x >= 3.00 GV/s
✓	1	Electrical	SRdiff_max	7.51 GV/s	x <= 18.00 GV/s
✓	1	Electrical	wr1_min	2.15 GV/s	x >= 1.25 GV/s
✓	1	Electrical	wr1_max	5.30 GV/s	x <= 9.00 GV/s
✓	1	Electrical	wr1_min	2.30 GV/s	x >= 1.25 GV/s
✓	1	Electrical	wr1_max	5.40 GV/s	x <= 9.00 GV/s
✓	1	Electrical	wr2_min	1.25 GV/s	x >= 431 MV/s
✓	1	Electrical	wr2_max	4.49 GV/s	x <= 9.00 GV/s
✓	1	Electrical	wr2_min	1.03 GV/s	x >= 460 MV/s
✓	1	Electrical	wr2_max	4.71 GV/s	x <= 9.00 GV/s
✓	1	Electrical	VDDSP_Max(DQ)	-127 mV	x <= 160 mV
✓	1	Electrical	ADQS2_Max(DQ)	0.00 pV/s	x <= 10.00 pV/s
✓	1	Electrical	ADQS1_Max(DQ)	42.10 pV/s	x <= 70.00 pV/s
✓	1	Electrical	VDDSP_Max(DQ)	-887 mV	x <= 100 mV
✓	1	Electrical	ADUS2_Max(DQ)	0.00 pV/s	x <= 10.00 pV/s
✓	1	Electrical	ADUS1_Max(DQ)	0.00 pV/s	x <= 70.00 pV/s
✓	1	Electrical	SRQss_min	5.2967 GV/s	x >= 4.0000 GV/s
✓	1	Electrical	SRQss_max	8.5012 GV/s	x <= 9.0000 GV/s

Compliance Reports contain all of the tested values, the specific test limits and screen captures. Compliance Reports can be created as HTML, PDF or XML.

QualiPHY

QualiPHY is designed to reduce the time, effort, and specialized knowledge needed to perform compliance testing on high-speed serial buses.

- Guides the user through each test setup
- Performs each measurement in accordance with the relevant JEDEC specified test procedure
- Compares each measured value with the applicable specification limits
- Saves documented Pass/Fail PDF Reports
- QualiPHY helps the user perform testing the right way—every time!

SPECIFICATIONS AND ORDERING INFORMATION

DDR4 & LPDDR4 Test Coverage

Clock Tests		Timing Tests		Electrical Tests	
tCK(avg)	Average Clock Period	tDIPW	DQ Input Pulse Width	tDVAC *	Allowed Time Before Ringback
tCH(avg)	Average High Pulse Width	tCIPW [†]	CA/CS Input Pulse Width	srr1, srr2 *	Rising Input Slew Rate
tCL(avg)	Average Low Pulse Width	tQH	DQ Output Hold Time from DQS	srf1, srf2 *	Falling Input Slew Rate
tCK(abs)	Absolute Clock Period	tDQSQ	DQS to DQ Skew	SRIdiff	Differential Input Slew Rate
tCH(abs)	Absolute Clock High Pulse Width	tDQSCK	DQS Output Rising Edge from Clock Rising Edge	SRQse	Single-ended Output Slew Rate
tCL(abs)	Absolute Clock Low Pulse Width	tDQSS *	DQS Input Rising Edge to Clock Rising Edge	SRQdiff	Differential Output Slew Rate
tJIT(per)_total *	Clock Period Jitter - Total	tDSS	DQS Falling Edge to CK Setup Time	VIX *	Differential Input Cross Point Voltage
tJIT(per)_dj	Clock Period Jitter - Deterministic	tDSH	DQS Falling Edge Hold Time from CK	VSEL *	Single-ended Low Level
tJIT(cc)	Cycle to Cycle Period Jitter	tDQSH	DQS Input High Pulse Width	VSEH *	Single-ended High Level
tJIT(duty) *	Duty Cycle Jitter	tDQSL	DQS Input Low Pulse Width	Vindiff, VIHdiff, VILdiff Vinse [†]	Amplitude and Levels
tERR(nper) *	Cumulative Error	tQSH	DQS Output High Pulse Width	VDOSP, VCOSP, VASOP	Maximum peak amplitude above VDOS
Eye Diagram Tests		tQSL	DQS Output Low Pulse Width	VDUSP, VUS, VAUS	Maximum peak amplitude below VDUS
Eye Diagram of Data and Strobe on Read Burst		tHZ(DQS)/tHZ(DQ) *	DQS & DQ High Impedance Time from CK	ADOS1, ACOS1, AAOS1	Maximum overshoot area per 1 UI between VDDQ and VDOS
Eye Diagram of Data and Strobe on Write Burst		tLZ(DQS)/tLZ(DQ) *	DQS & DQ High Impedance Time from CK	ADOS2, ACOS2, AAOS2	Maximum overshoot area per 1 UI above VDOS
VdIVW	DQ Rx Mask Voltage - pk-pk	tRPRE	Read Preamble Pulse Width	ADUS1	Maximum undershoot area per 1 UI between VSSQ and VDUS1
TdIVW	DQ Rx Timing Window	tRPST	Read Postamble Pulse Width		
VIHL_AC	DQ & CA/CS AC Input Swing pk-pk	tWPRE	Write Preamble Pulse Width		
tDQS2DQ	Rx Mask DQS to DQ Offset	tWPST	Write Postamble Pulse Width		
tQW_total [†]	Eye Diagram of Command Address	tIS *	ADD/CTRL Input Setup Time		
VclIVW [†]	CA/CS Rx Mask Voltage - pk-pk	tIH *	ADD/CTRL Input Hold Time		
tclIVW [†]	CA/CS Rx Timing Window				

[†] LPDDR4/4X only
* DDR4 only

Ordering Information

Debug and Compliance (All DDR4/LPDDR4/4X Speeds)

Oscilloscope	WaveMaster (SDA 813 Zi-B 13 GHz)
Probing (CK, DQ, DQS or CA Signals)	3-4x DH13-PL (13 GHz)
Probe Tips	3-4x DH-SI (Solder Tips)
Interposers**	Nexus or EyeKnowHow
Decode, Trigger, R/W Separation using Logic Analysis**	HDA125 (Logic Analysis) HDA-DLS-09QL (tips)
Software	WM8ZI-VIRTUALPROBE** (De-embedding) WM8ZI-DDR4-TOOLKIT (Debug) QPHY-DDR4 (Automated Compliance)

Testing, Training Labs, and Consulting Services

DDR4 PHY Testing and Training	Teledyne LeCroy Austin Labs
Europe Memory Design Consulting	EyeKnowHow

Debug Only (LPDDR4/4X <1200 MT/s)

Oscilloscope	WavePro (404HD 4 GHz) or WaveMaster (808 Zi-B 8 GHz)
Probing (CK, DQ, DQS or CA Signals)	3-4x DH08-PB2 (8 GHz)
Probe Tips	3-4x DH-SI (Solder Tips)
Interposers**	Nexus or EyeKnowHow
Software	Wxxxx-DDR4-TOOLKIT (Debug)

**Optional items, but are highly recommended to improve signal quality and measurement accuracy.



1-800-5-LeCroy
teledynelecroy.com

Local sales offices are located throughout the world.
Visit our website to find the most convenient location.